[PATCH] D131260: [DAG] select Cond, -1, C --> or (sext Cond), C if Cond is MVT::i1

Simon Pilgrim via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Aug 23 16:25:25 PDT 2022

Previous message: [PATCH] D131260: [DAG] select Cond, -1, C --> or (sext Cond), C if Cond is MVT::i1
Next message: [PATCH] D132515: [memprof] Correct max size and access count computations
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

RKSimon added reviewers: stefanp, nemanjai.
RKSimon added a comment.

Adding some PPC people who might be able to advise on the remaining regressions


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D131260/new/

https://reviews.llvm.org/D131260

Previous message: [PATCH] D131260: [DAG] select Cond, -1, C --> or (sext Cond), C if Cond is MVT::i1
Next message: [PATCH] D132515: [memprof] Correct max size and access count computations
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list