[PATCH] D131962: [RegisterInfoEmitter] Generate isConstantPhysReg(). NFCI

Guozhi Wei via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Aug 19 09:51:24 PDT 2022

Previous message: [PATCH] D131962: [RegisterInfoEmitter] Generate isConstantPhysReg(). NFCI
Next message: [PATCH] D131964: [AArch64] Add support to loop vectorization for non temporal loads
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Carrot added a comment.

%g0 on SPARC is also a constant register.
https://docs.oracle.com/cd/E26502_01/html/E28387/gentextid-2715.html


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D131962/new/

https://reviews.llvm.org/D131962

Previous message: [PATCH] D131962: [RegisterInfoEmitter] Generate isConstantPhysReg(). NFCI
Next message: [PATCH] D131964: [AArch64] Add support to loop vectorization for non temporal loads
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list