[PATCH] D132196: [PowerPC] Add combine logic to use MADDLD/MADDHD/MADDHDU in multiply-add patterns

[Ting Wang via Phabricator via llvm-commits]

tingwang created this revision.
tingwang added reviewers: nemanjai, shchenz, PowerPC.
tingwang added a project: LLVM.
Herald added subscribers: kbarton, hiraditya.
Herald added a project: All.
tingwang requested review of this revision.
Herald added a subscriber: llvm-commits.

Some i64 multiply-add patterns can use MADDLD/MADDHD/MADDHDU to simplify as shown in this patch.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D132196

Files:
  llvm/lib/Target/PowerPC/PPCISelLowering.cpp
  llvm/lib/Target/PowerPC/PPCISelLowering.h
  llvm/test/CodeGen/PowerPC/adde-sube-int128-madd.ll
  llvm/test/CodeGen/PowerPC/mulld.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D132196.453857.patch
Type: text/x-patch
Size: 10098 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220819/8817c40c/attachment.bin>