[PATCH] D132075: [AArch64] Enable AdrpAdd fusion for neoverse-n1

[Alexander Shaposhnikov via Phabricator via llvm-commits]

alexander-shaposhnikov created this revision.
alexander-shaposhnikov added reviewers: dmgreen, peter.smith, Wilco1.
alexander-shaposhnikov created this object with visibility "All Users".
Herald added subscribers: hiraditya, kristof.beyls.
Herald added a project: All.
alexander-shaposhnikov requested review of this revision.
Herald added a project: LLVM.

AdrpAdd fusion is already enabled for "generic" and it helps the linker apply relocation relaxations for more adrp+add pairs.

Test plan: ninja check-all


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D132075

Files:
  llvm/lib/Target/AArch64/AArch64.td
  llvm/test/CodeGen/AArch64/misched-fusion-lit.ll


Index: llvm/test/CodeGen/AArch64/misched-fusion-lit.ll
===================================================================
--- llvm/test/CodeGen/AArch64/misched-fusion-lit.ll
+++ llvm/test/CodeGen/AArch64/misched-fusion-lit.ll
@@ -6,6 +6,7 @@
 ; RUN: llc %s -o - -mtriple=aarch64-unknown -mcpu=exynos-m3       | FileCheck %s --check-prefix=CHECK --check-prefix=CHECKFUSE
 ; RUN: llc %s -o - -mtriple=aarch64-unknown -mcpu=exynos-m4       | FileCheck %s --check-prefix=CHECK --check-prefix=CHECKFUSE
 ; RUN: llc %s -o - -mtriple=aarch64-unknown -mcpu=exynos-m5       | FileCheck %s --check-prefix=CHECK --check-prefix=CHECKFUSE
+; RUN: llc %s -o - -mtriple=aarch64-unknown -mcpu=neoverse-n1     | FileCheck %s --check-prefix=CHECKFUSE-NEOVERSE
 
 @g = common local_unnamed_addr global i8* null, align 8
 
@@ -35,6 +36,19 @@
 ; CHECK-NEXT:    add {{x[0-9]+}}, [[R]], :lo12:litp_tune_generic
 }
 
+define dso_local i8* @litp_tune_neoverse_n1(i32 %a, i32 %b) "tune-cpu"="neoverse-n1" {
+entry:
+  %add = add nsw i32 %b, %a
+  %idx.ext = sext i32 %add to i64
+  %add.ptr = getelementptr i8, i8* bitcast (i8* (i32, i32)* @litp_tune_generic to i8*), i64 %idx.ext
+  store i8* %add.ptr, i8** @g, align 8
+  ret i8* %add.ptr
+
+; CHECKFUSE-NEOVERSE-LABEL: litp_tune_neoverse_n1:
+; CHECKFUSE-NEOVERSE:         adrp [[R:x[0-9]+]], litp_tune_generic
+; CHECKFUSE-NEOVERSE-NEXT:    add {{x[0-9]+}}, [[R]], :lo12:litp_tune_generic
+}
+
 define dso_local i32 @liti(i32 %a, i32 %b) {
 entry:
   %add = add i32 %a, -262095121
Index: llvm/lib/Target/AArch64/AArch64.td
===================================================================
--- llvm/lib/Target/AArch64/AArch64.td
+++ llvm/lib/Target/AArch64/AArch64.td
@@ -908,7 +908,8 @@
 def TuneNeoverseN1 : SubtargetFeature<"neoversen1", "ARMProcFamily", "NeoverseN1",
                                       "Neoverse N1 ARM processors", [
                                       FeaturePostRAScheduler,
-                                      FeatureFuseAES
+                                      FeatureFuseAES,
+                                      FeatureFuseAdrpAdd
                                       ]>;
 
 def TuneNeoverseN2 : SubtargetFeature<"neoversen2", "ARMProcFamily", "NeoverseN2",


-------------- next part --------------
A non-text attachment was scrubbed...
Name: D132075.453444.patch
Type: text/x-patch
Size: 2232 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220817/c78a9dc8/attachment.bin>