[PATCH] D131380: [LoongArch] Support register-register-addressed GPR loads/stores

Lu Weining via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Aug 8 05:29:02 PDT 2022


SixWeining accepted this revision.
SixWeining added a comment.
This revision is now accepted and ready to land.

LGTM. Thanks.



================
Comment at: llvm/lib/Target/LoongArch/LoongArchInstrInfo.td:867
+class RegRegLdPat<PatFrag LoadOp, LAInst Inst>
+  : Pat<(i64 (LoadOp (add BaseAddr:$rj, GPR:$rk))),
+        (Inst BaseAddr:$rj, GPR:$rk)>;
----------------
xen0n wrote:
> SixWeining wrote:
> > Will `f32` and `f64` be coverred in another patch? If so, had better rename the patch title to limit the change to integer load/store.
> > Will `f32` and `f64` be coverred in another patch? If so, had better rename the patch title to limit the change to integer load/store.
> 
> Yeah I plan to do so; I already mentioned "GPR" in the title. ;-)
Sorry I didn't noticed that. It's OK for me. Thanks.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D131380/new/

https://reviews.llvm.org/D131380



More information about the llvm-commits mailing list