[PATCH] D130947: TableGen: Introduce generated getSubRegisterClass function

[Matt Arsenault via Phabricator via llvm-commits]

arsenm updated this revision to Diff 450306.
arsenm added a comment.

Address comments and cleanups


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D130947/new/

https://reviews.llvm.org/D130947

Files:
  llvm/include/llvm/CodeGen/TargetRegisterInfo.h
  llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp
  llvm/lib/Target/AMDGPU/SIFoldOperands.cpp
  llvm/lib/Target/AMDGPU/SIISelLowering.cpp
  llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
  llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp
  llvm/lib/Target/AMDGPU/SIRegisterInfo.h
  llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp
  llvm/utils/TableGen/RegisterInfoEmitter.cpp

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D130947.450306.patch
Type: text/x-patch
Size: 15503 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220805/1eb52cd8/attachment.bin>