[PATCH] D131022: [AMDGPU] Add CL option for max-ilp scheduler.
Austin Kerbow via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Aug 2 14:21:34 PDT 2022
kerbowa created this revision.
kerbowa added a reviewer: rampitec.
Herald added subscribers: kosarev, foad, hiraditya, t-tye, tpr, dstuttard, yaxunl, nhaehnle, jvesely, kzhuravl, arsenm.
Herald added a project: All.
kerbowa requested review of this revision.
Herald added subscribers: llvm-commits, wdng.
Herald added a project: LLVM.
When compiling for multiple targets the scheduler that is selected via the
-misched option is applied globally. This patch adds a target CL option instead.
Repository:
rG LLVM Github Monorepo
https://reviews.llvm.org/D131022
Files:
llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp
llvm/test/CodeGen/AMDGPU/schedule-ilp.ll
Index: llvm/test/CodeGen/AMDGPU/schedule-ilp.ll
===================================================================
--- llvm/test/CodeGen/AMDGPU/schedule-ilp.ll
+++ llvm/test/CodeGen/AMDGPU/schedule-ilp.ll
@@ -1,5 +1,6 @@
; RUN: llc -march=amdgcn -mcpu=tonga -misched=gcn-iterative-ilp -verify-machineinstrs < %s | FileCheck %s
; RUN: llc -march=amdgcn -mcpu=tonga -misched=gcn-max-ilp -verify-machineinstrs < %s | FileCheck %s
+; RUN: llc -march=amdgcn -mcpu=tonga -amdgpu-enable-max-ilp-scheduling-strategy -verify-machineinstrs < %s | FileCheck %s
; CHECK: NumVgprs: {{[0-9][0-9][0-9]$}}
Index: llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp
===================================================================
--- llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp
+++ llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp
@@ -327,6 +327,11 @@
cl::desc("Enable promotion of flat kernel pointer arguments to global"),
cl::Hidden, cl::init(true));
+static cl::opt<bool> EnableMaxIlpSchedStrategy(
+ "amdgpu-enable-max-ilp-scheduling-strategy",
+ cl::desc("Enable scheduling strategy to maximize ILP for a single wave."),
+ cl::Hidden, cl::init(false));
+
extern "C" LLVM_EXTERNAL_VISIBILITY void LLVMInitializeAMDGPUTarget() {
// Register the target
RegisterTargetMachine<R600TargetMachine> X(getTheAMDGPUTarget());
@@ -1161,6 +1166,10 @@
const GCNSubtarget &ST = C->MF->getSubtarget<GCNSubtarget>();
if (ST.enableSIScheduler())
return createSIMachineScheduler(C);
+
+ if (EnableMaxIlpSchedStrategy)
+ return createGCNMaxILPMachineScheduler(C);
+
return createGCNMaxOccupancyMachineScheduler(C);
}
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D131022.449438.patch
Type: text/x-patch
Size: 1644 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220802/9b609c47/attachment.bin>
More information about the llvm-commits
mailing list