[PATCH] D130959: [X86] Add schedule module for Alderlake target

Haohai, Wen via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Aug 2 03:58:35 PDT 2022


HaohaiWen added a comment.

> llvm-exegesis can give some reasonably latency / throughput numbers based off uops counters alone and the latest AoM shows the Gracemont microarch for actual ports - we had to do something similar for the Atom and SLM models

I believe we can't get precise ports info for gracemont (it has 17 ports) with llvm-exegesis. llvm-exegesis uses libpfm4 to read event counter. The problem is gracemont as well as other atom processor has no event counter for specific port like uops.dispatch.port1 so that we can't infer how many uops has been dispatched for each port.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D130959/new/

https://reviews.llvm.org/D130959



More information about the llvm-commits mailing list