[PATCH] D125805: [LoopInterchange] Support multi-level reduction loops

Aditya Kumar via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Aug 1 10:56:52 PDT 2022

Previous message: [PATCH] D129690: [LLVM][AMDGPU] Specialize 32-bit atomic fadd instruction for generic address space
Next message: [PATCH] D130919: [MRI] isConstantPhysReg should also check if the register is clobbered by a RegMask
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

hiraditya added a comment.

Looks pretty interesting. I'm curious if there is a popular workload that would improve with this patch?


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D125805/new/

https://reviews.llvm.org/D125805

Previous message: [PATCH] D129690: [LLVM][AMDGPU] Specialize 32-bit atomic fadd instruction for generic address space
Next message: [PATCH] D130919: [MRI] isConstantPhysReg should also check if the register is clobbered by a RegMask
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list