[PATCH] D123264: [RISCV] Pre-RA expand pseudos pass
Craig Topper via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri Jul 29 16:01:12 PDT 2022
craig.topper added inline comments.
================
Comment at: llvm/lib/Target/RISCV/RISCVExpandPseudoInsts.cpp:420
+
+ BuildMI(MBB, MBBI, DL, TII->get(SecondOpcode), DestReg)
+ .addReg(ScratchReg)
----------------
Should preserve the memoperand the call may have had if this is a load? The original expansion was late in the pipe so probably didn't matter. That may be different now that its earlier.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D123264/new/
https://reviews.llvm.org/D123264
More information about the llvm-commits
mailing list