[PATCH] D130548: [AArch64] Explicitly use v1i64 type for llvm.aarch64.neon.pmull64
Dave Green via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Jul 27 01:01:35 PDT 2022
dmgreen accepted this revision.
dmgreen added a comment.
This revision is now accepted and ready to land.
Thanks, LGTM.
================
Comment at: llvm/lib/Target/AArch64/AArch64ISelLowering.cpp:4546
+ // tablegen patterns and generate a load into SIMD & FP registers directly.
+ if (Op1.getValueType() == MVT::i64) {
+ Op1 = DAG.getNode(ISD::BITCAST, dl, MVT::v1i64, Op1);
----------------
We can drop the brackets around single statements.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D130548/new/
https://reviews.llvm.org/D130548
More information about the llvm-commits
mailing list