[PATCH] D130251: [DAGCombine] Mask doesn't have to be (EltSize - 1) exactly when combining rotation

[Wang Pengcheng via Phabricator via llvm-commits]

pcwang-thead marked an inline comment as done.
pcwang-thead added inline comments.


================
Comment at: llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp:7311
   //
   // Below, Mask == EltSize - 1 when using [A] and is all-ones otherwise.
   //
----------------
RKSimon wrote:
> // This allows us to peek through any operations that only the affect Mask's un-demanded bits.
Make sense to me. Thanks!


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D130251/new/

https://reviews.llvm.org/D130251