[llvm] af09127 - [X86][NFC] avx512-f16c-v16f16-fadd.ll avx512-skx-v32f16-fadd.ll - add nounwind to prevent cfi noise on tests
Bing1 Yu via llvm-commits
llvm-commits at lists.llvm.org
Tue Jul 19 00:01:01 PDT 2022
Author: Bing1 Yu
Date: 2022-07-19T15:00:47+08:00
New Revision: af09127c94e56999f056c9f7590e5fd40b534286
URL: https://github.com/llvm/llvm-project/commit/af09127c94e56999f056c9f7590e5fd40b534286
DIFF: https://github.com/llvm/llvm-project/commit/af09127c94e56999f056c9f7590e5fd40b534286.diff
LOG: [X86][NFC] avx512-f16c-v16f16-fadd.ll avx512-skx-v32f16-fadd.ll - add nounwind to prevent cfi noise on tests
Added:
Modified:
llvm/test/CodeGen/X86/avx512-f16c-v16f16-fadd.ll
llvm/test/CodeGen/X86/avx512-skx-v32f16-fadd.ll
Removed:
################################################################################
diff --git a/llvm/test/CodeGen/X86/avx512-f16c-v16f16-fadd.ll b/llvm/test/CodeGen/X86/avx512-f16c-v16f16-fadd.ll
index 281dc1797012..f209b9577391 100644
--- a/llvm/test/CodeGen/X86/avx512-f16c-v16f16-fadd.ll
+++ b/llvm/test/CodeGen/X86/avx512-f16c-v16f16-fadd.ll
@@ -1,14 +1,11 @@
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=x86_64-- -mattr=f16c| FileCheck %s --check-prefixes=CHECK
-define <16 x half> @foo(<16 x half> %a, <16 x half> %b) {
+define <16 x half> @foo(<16 x half> %a, <16 x half> %b) nounwind {
; CHECK-LABEL: foo:
; CHECK: # %bb.0:
; CHECK-NEXT: pushq %rbp
-; CHECK-NEXT: .cfi_def_cfa_offset 16
-; CHECK-NEXT: .cfi_offset %rbp, -16
; CHECK-NEXT: movq %rsp, %rbp
-; CHECK-NEXT: .cfi_def_cfa_register %rbp
; CHECK-NEXT: andq $-32, %rsp
; CHECK-NEXT: subq $96, %rsp
; CHECK-NEXT: vmovaps %ymm1, {{[0-9]+}}(%rsp)
@@ -24,7 +21,6 @@ define <16 x half> @foo(<16 x half> %a, <16 x half> %b) {
; CHECK-NEXT: vinsertf128 $1, %xmm1, %ymm0, %ymm0
; CHECK-NEXT: movq %rbp, %rsp
; CHECK-NEXT: popq %rbp
-; CHECK-NEXT: .cfi_def_cfa %rsp, 8
; CHECK-NEXT: retq
%1 = fadd <16 x half> %a, %b
ret <16 x half> %1
diff --git a/llvm/test/CodeGen/X86/avx512-skx-v32f16-fadd.ll b/llvm/test/CodeGen/X86/avx512-skx-v32f16-fadd.ll
index d77596db6981..856760ca3015 100644
--- a/llvm/test/CodeGen/X86/avx512-skx-v32f16-fadd.ll
+++ b/llvm/test/CodeGen/X86/avx512-skx-v32f16-fadd.ll
@@ -1,14 +1,11 @@
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=x86_64-- -mattr=avx512f| FileCheck %s --check-prefixes=CHECK
-define <32 x half> @foo(<32 x half> %a, <32 x half> %b) {
+define <32 x half> @foo(<32 x half> %a, <32 x half> %b) nounwind {
; CHECK-LABEL: foo:
; CHECK: # %bb.0:
; CHECK-NEXT: pushq %rbp
-; CHECK-NEXT: .cfi_def_cfa_offset 16
-; CHECK-NEXT: .cfi_offset %rbp, -16
; CHECK-NEXT: movq %rsp, %rbp
-; CHECK-NEXT: .cfi_def_cfa_register %rbp
; CHECK-NEXT: andq $-64, %rsp
; CHECK-NEXT: subq $192, %rsp
; CHECK-NEXT: vmovaps %zmm1, {{[0-9]+}}(%rsp)
@@ -24,7 +21,6 @@ define <32 x half> @foo(<32 x half> %a, <32 x half> %b) {
; CHECK-NEXT: vinsertf64x4 $1, %ymm1, %zmm0, %zmm0
; CHECK-NEXT: movq %rbp, %rsp
; CHECK-NEXT: popq %rbp
-; CHECK-NEXT: .cfi_def_cfa %rsp, 8
; CHECK-NEXT: retq
%1 = fadd <32 x half> %a, %b
ret <32 x half> %1
More information about the llvm-commits
mailing list