[PATCH] D129609: [RISCV] Exploit fact that vscale is always power of two to replace urem sequence

[Philip Reames via Phabricator via llvm-commits]

This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rGdde2a7fb6da4: [RISCV] Exploit fact that vscale is always power of two to replace urem sequence (authored by reames).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D129609/new/

https://reviews.llvm.org/D129609

Files:
  llvm/include/llvm/CodeGen/TargetLowering.h
  llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
  llvm/lib/Target/RISCV/RISCVISelLowering.cpp
  llvm/lib/Target/RISCV/RISCVISelLowering.h
  llvm/test/CodeGen/RISCV/rvv/sink-splat-operands.ll
  llvm/test/CodeGen/RISCV/rvv/vscale-power-of-two.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D129609.444338.patch
Type: text/x-patch
Size: 14620 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220713/a75a4316/attachment.bin>