[PATCH] D129609: [RISCV] Exploit fact that vscale is always power of two to replace urem sequence

[Fraser Cormack via Phabricator via llvm-commits]

frasercrmck added a comment.

Nice!

But I'd say that given that we define `vscale=VLEN/64` and we know `VLEN` is a power of two >= 64 (ignoring 32 which we know is broken), isn't that sufficient justification?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D129609/new/

https://reviews.llvm.org/D129609