[PATCH] D129179: [RISCV] Extend use of SHXADD instructions in RVV spill/reload code.

Jianjian Guan via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Jul 11 19:19:23 PDT 2022


jacquesguan added inline comments.


================
Comment at: llvm/lib/Target/RISCV/RISCVInstrInfo.cpp:1822
+    if (ShiftAmount) {
+      Register ShiftResReg = MRI.createVirtualRegister(&RISCV::GPRRegClass);
+      BuildMI(MBB, II, DL, get(RISCV::SLLI), ShiftResReg)
----------------
frasercrmck wrote:
> craig.topper wrote:
> > Do we need a new GPR here?
> And if we do need a new GPR, can we guarantee we don't need an extra emergency spill slot?
Done, I changed to reuse `VL`.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D129179/new/

https://reviews.llvm.org/D129179



More information about the llvm-commits mailing list