[PATCH] D129207: [X86] isTargetShuffleEquivalent - attempt to match SM_SentinelZero shuffle mask elements using known bits
NAKAMURA Takumi via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Mon Jul 11 14:23:32 PDT 2022
chapuni added inline comments.
================
Comment at: llvm/lib/Target/X86/X86ISelLowering.cpp:11802
return false;
- assert(isUndefOrZeroOrInRange(ExpectedMask, 0, 2 * Size) &&
+ assert(isInRange(ExpectedMask, 0, 2 * Size) &&
"Illegal target shuffle mask");
----------------
isInRange is unused with -Asserts.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D129207/new/
https://reviews.llvm.org/D129207
More information about the llvm-commits
mailing list