[PATCH] D129095: [AMDGPU][CodeGen] Match SMRDs with constant bases and register offsets.

Ivan Kosarev via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Jul 11 07:55:09 PDT 2022

Previous message: [PATCH] D129402: [RISCV] Teach shouldConvertConstantLoadToIntImm that constant materialization can use constant pools.
Next message: [PATCH] D129095: [AMDGPU][CodeGen] Match SMRDs with constant bases and register offsets.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

kosarev added a comment.

Right, the 'complex' part went from when I had a hypothesis that it is the size of the operand that matters. Thanks for catching.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D129095/new/

https://reviews.llvm.org/D129095

Previous message: [PATCH] D129402: [RISCV] Teach shouldConvertConstantLoadToIntImm that constant materialization can use constant pools.
Next message: [PATCH] D129095: [AMDGPU][CodeGen] Match SMRDs with constant bases and register offsets.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list