[PATCH] D128252: [AMDGPU] VGPR to SGPR copies lowering

[Alexander via Phabricator via llvm-commits]

alex-t created this revision.
alex-t added a reviewer: vpykhtin.
Herald added subscribers: kosarev, jsilvanus, foad, kerbowa, hiraditya, t-tye, tpr, dstuttard, yaxunl, nhaehnle, jvesely, kzhuravl, arsenm.
Herald added a project: All.
alex-t requested review of this revision.
Herald added subscribers: llvm-commits, wdng.
Herald added a project: LLVM.

Since the divergence-driven instruction selection has been enabled for AMDGPU,
 all the uniform instructions are expected to be selected to SALU form, except those not having one.
 VGPR to SGPR copies appear in MIR to connect values producers and consumers. This change implements an algorithm
 that evolves a reasonable tradeoff between the profit achieved from keeping the uniform instructions in SALU form
 and overhead introduced by the data transfer between the VGPRs and SGPRs.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D128252

Files:
  llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D128252.438600.patch
Type: text/x-patch
Size: 12474 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220621/debb2090/attachment.bin>