[PATCH] D128144: [AArch64] Known bits for AArch64ISD::DUP

Simon Pilgrim via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sun Jun 19 11:06:11 PDT 2022

Previous message: [PATCH] D128144: [AArch64] Known bits for AArch64ISD::DUP
Next message: [llvm] e995e34 - [MachinePipeliner] Handle failing constrainRegClass
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

RKSimon added a comment.

Thanks for isCanonicalConstantNode - hopefully it will work for some similar cases we have on X86.

Would AArch64 benefit from overriding isSplatValueForTargetNode to handle AArch64ISD::DUP?


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D128144/new/

https://reviews.llvm.org/D128144

Previous message: [PATCH] D128144: [AArch64] Known bits for AArch64ISD::DUP
Next message: [llvm] e995e34 - [MachinePipeliner] Handle failing constrainRegClass
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list