[PATCH] D111029: [X86] Prefer 512-bit vectors on Ice/Rocket/TigerLake (PR48336)

Simon Pilgrim via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Jun 15 02:01:01 PDT 2022

Previous message: [PATCH] D111029: [X86] Prefer 512-bit vectors on Ice/Rocket/TigerLake (PR48336)
Next message: [PATCH] D110480: [X86] Alter throughput for vpshufb/vpperm on bdver2 model to match AMD documentation (PR51539)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

RKSimon added a comment.

OK, I'll rework this just for icelake-server


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D111029/new/

https://reviews.llvm.org/D111029

Previous message: [PATCH] D111029: [X86] Prefer 512-bit vectors on Ice/Rocket/TigerLake (PR48336)
Next message: [PATCH] D110480: [X86] Alter throughput for vpshufb/vpperm on bdver2 model to match AMD documentation (PR51539)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list