[llvm] 029fc37 - [PowerPC][AtomicExpand] Precommit IR tests for D127609. NFC.

[Kai Luo via llvm-commits]

Author: Kai Luo
Date: 2022-06-14T14:24:21+08:00
New Revision: 029fc372703fad49108f9a58e93345bbad3d9d23

URL: https://github.com/llvm/llvm-project/commit/029fc372703fad49108f9a58e93345bbad3d9d23
DIFF: https://github.com/llvm/llvm-project/commit/029fc372703fad49108f9a58e93345bbad3d9d23.diff

LOG: [PowerPC][AtomicExpand] Precommit IR tests for D127609. NFC.

Added: 
    llvm/test/Transforms/AtomicExpand/PowerPC/cfence-double.ll
    llvm/test/Transforms/AtomicExpand/PowerPC/cfence-float.ll

Modified: 
    

Removed: 
    


################################################################################
diff  --git a/llvm/test/Transforms/AtomicExpand/PowerPC/cfence-double.ll b/llvm/test/Transforms/AtomicExpand/PowerPC/cfence-double.ll
new file mode 100644
index 0000000000000..33e79f0305106
--- /dev/null
+++ b/llvm/test/Transforms/AtomicExpand/PowerPC/cfence-double.ll
@@ -0,0 +1,12 @@
+; RUN: not --crash llc -opaque-pointers -mtriple=powerpc64le-unknown-unknown \
+; RUN:   < %s 2>&1 | FileCheck %s
+; RUN: not --crash llc -opaque-pointers -mtriple=powerpc64-unknown-unknown \
+; RUN:   < %s 2>&1 | FileCheck %s
+
+; CHECK: Intrinsic has incorrect argument type!
+; CHECK: ptr @llvm.ppc.cfence.f64
+define double @foo(double* %dp) {
+entry:
+  %0 = load atomic double, double* %dp acquire, align 8
+  ret double %0
+}

diff  --git a/llvm/test/Transforms/AtomicExpand/PowerPC/cfence-float.ll b/llvm/test/Transforms/AtomicExpand/PowerPC/cfence-float.ll
new file mode 100644
index 0000000000000..d4ac2445025b0
--- /dev/null
+++ b/llvm/test/Transforms/AtomicExpand/PowerPC/cfence-float.ll
@@ -0,0 +1,12 @@
+; RUN: not --crash opt -S -atomic-expand -mtriple=powerpc64le-unknown-unknown \
+; RUN:   -opaque-pointers < %s 2>&1 | FileCheck %s
+; RUN: not --crash opt -S -atomic-expand -mtriple=powerpc64-unknown-unknown \
+; RUN:   -opaque-pointers < %s 2>&1 | FileCheck %s
+
+; CHECK: Intrinsic has incorrect argument type!
+; CHECK: ptr @llvm.ppc.cfence.f32
+define float @bar(float* %fp) {
+entry:
+  %0 = load atomic float, float* %fp acquire, align 4
+  ret float %0
+}