[PATCH] D127662: [AMDGPU] Add GFX11 llvm.amdgcn.permlane64 intrinsic
Jay Foad via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Mon Jun 13 08:47:09 PDT 2022
foad created this revision.
foad added reviewers: Joe_Nash, rampitec, piotr, arsenm.
Herald added subscribers: kosarev, jsilvanus, hsmhsm, kerbowa, hiraditya, t-tye, tpr, dstuttard, yaxunl, nhaehnle, jvesely, kzhuravl.
Herald added a project: All.
foad requested review of this revision.
Herald added subscribers: llvm-commits, wdng.
Herald added a project: LLVM.
Compared to permlane16, permlane64 has no BC input because it has no
boundary conditions, no fi input because the instruction acts as if FI
were always enabled, and no OLD input because it always writes to every
active lane.
Also use the new intrinsic in the atomic optimizer pass.
Repository:
rG LLVM Github Monorepo
https://reviews.llvm.org/D127662
Files:
llvm/include/llvm/IR/IntrinsicsAMDGPU.td
llvm/lib/Target/AMDGPU/AMDGPUAtomicOptimizer.cpp
llvm/lib/Target/AMDGPU/AMDGPUInstCombineIntrinsic.cpp
llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp
llvm/lib/Target/AMDGPU/VOP1Instructions.td
llvm/test/CodeGen/AMDGPU/atomic_optimizations_local_pointer.ll
llvm/test/CodeGen/AMDGPU/llvm.amdgcn.permlane64.ll
llvm/test/Transforms/InstCombine/AMDGPU/permlane64.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D127662.436425.patch
Type: text/x-patch
Size: 9768 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220613/c0093d42/attachment.bin>
More information about the llvm-commits
mailing list