[PATCH] D127376: [RISCV] Teach RISCVMergeBaseOffset about cases where we use SHXADD to add some immediates.

Craig Topper via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Jun 9 13:52:42 PDT 2022


craig.topper updated this revision to Diff 435670.
craig.topper added a comment.

Add assertion that the ADDI immediate is a simm12.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D127376/new/

https://reviews.llvm.org/D127376

Files:
  llvm/lib/Target/RISCV/RISCVMergeBaseOffset.cpp
  llvm/test/CodeGen/RISCV/hoist-global-addr-base.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D127376.435670.patch
Type: text/x-patch
Size: 5372 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220609/7ac6af5e/attachment.bin>


More information about the llvm-commits mailing list