[PATCH] D127314: [AMDGPU][GFX9][GFX10] Support base+soffset+offset SMEM atomics.
Dmitry Preobrazhensky via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu Jun 9 10:21:27 PDT 2022
dp accepted this revision.
dp added a comment.
This revision is now accepted and ready to land.
LGTM.
================
Comment at: llvm/lib/Target/AMDGPU/SMInstructions.td:90
+class OffsetMode<bit hasOffset, bit hasSOffset, string variant,
+ dag ins, string asm> {
----------------
Nice idea! Could other classes for loads, stores, etc. benefit from using `OffsetMode`?
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D127314/new/
https://reviews.llvm.org/D127314
More information about the llvm-commits
mailing list