[llvm] 8da5d5d - [RISCV] Pre-commit test cases for D126986. NFC
Craig Topper via llvm-commits
llvm-commits at lists.llvm.org
Fri Jun 3 13:32:00 PDT 2022
Author: Craig Topper
Date: 2022-06-03T13:31:45-07:00
New Revision: 8da5d5dbdc0872d3cdbeb5ff42c94775a98c71bc
URL: https://github.com/llvm/llvm-project/commit/8da5d5dbdc0872d3cdbeb5ff42c94775a98c71bc
DIFF: https://github.com/llvm/llvm-project/commit/8da5d5dbdc0872d3cdbeb5ff42c94775a98c71bc.diff
LOG: [RISCV] Pre-commit test cases for D126986. NFC
Added:
Modified:
llvm/test/CodeGen/RISCV/fold-addi-loadstore.ll
Removed:
################################################################################
diff --git a/llvm/test/CodeGen/RISCV/fold-addi-loadstore.ll b/llvm/test/CodeGen/RISCV/fold-addi-loadstore.ll
index e23b29cddc0a1..6771eb6c06559 100644
--- a/llvm/test/CodeGen/RISCV/fold-addi-loadstore.ll
+++ b/llvm/test/CodeGen/RISCV/fold-addi-loadstore.ll
@@ -317,3 +317,39 @@ entry:
%0 = load i64, i64* inttoptr (i64 2044 to i64*)
ret i64 %0
}
+
+define dso_local i32 @load_const_medium() nounwind {
+; RV32I-LABEL: load_const_medium:
+; RV32I: # %bb.0: # %entry
+; RV32I-NEXT: lui a0, 1
+; RV32I-NEXT: lw a0, -16(a0)
+; RV32I-NEXT: ret
+;
+; RV64I-LABEL: load_const_medium:
+; RV64I: # %bb.0: # %entry
+; RV64I-NEXT: lui a0, 1
+; RV64I-NEXT: addiw a0, a0, -16
+; RV64I-NEXT: lw a0, 0(a0)
+; RV64I-NEXT: ret
+entry:
+ %0 = load i32, i32* inttoptr (i64 4080 to i32*)
+ ret i32 %0
+}
+
+define dso_local i32 @load_const_large() nounwind {
+; RV32I-LABEL: load_const_large:
+; RV32I: # %bb.0: # %entry
+; RV32I-NEXT: lui a0, 524288
+; RV32I-NEXT: lw a0, -2048(a0)
+; RV32I-NEXT: ret
+;
+; RV64I-LABEL: load_const_large:
+; RV64I: # %bb.0: # %entry
+; RV64I-NEXT: lui a0, 524288
+; RV64I-NEXT: addiw a0, a0, -2048
+; RV64I-NEXT: lw a0, 0(a0)
+; RV64I-NEXT: ret
+entry:
+ %0 = load i32, i32* inttoptr (i64 2147481600 to i32*)
+ ret i32 %0
+}
More information about the llvm-commits
mailing list