[PATCH] D126576: [RISCV] Add custom isel for (add X, imm) used by load/stores.

Craig Topper via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Jun 2 13:45:47 PDT 2022


This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rGdbead2388b48: [RISCV] Add custom isel for (add X, imm) used by load/stores. (authored by craig.topper).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D126576/new/

https://reviews.llvm.org/D126576

Files:
  llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp
  llvm/test/CodeGen/RISCV/mem.ll
  llvm/test/CodeGen/RISCV/mem64.ll
  llvm/test/CodeGen/RISCV/split-offsets.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D126576.433873.patch
Type: text/x-patch
Size: 13770 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220602/0dab7440/attachment.bin>


More information about the llvm-commits mailing list