[llvm] 4565f7e - [Hexagon] Regenerate store-imm-amode.ll
Simon Pilgrim via llvm-commits
llvm-commits at lists.llvm.org
Wed Jun 1 09:39:23 PDT 2022
Author: Simon Pilgrim
Date: 2022-06-01T17:39:07+01:00
New Revision: 4565f7e747a2d0ea0adf84ec141a6d00699d42b4
URL: https://github.com/llvm/llvm-project/commit/4565f7e747a2d0ea0adf84ec141a6d00699d42b4
DIFF: https://github.com/llvm/llvm-project/commit/4565f7e747a2d0ea0adf84ec141a6d00699d42b4.diff
LOG: [Hexagon] Regenerate store-imm-amode.ll
Added:
Modified:
llvm/test/CodeGen/Hexagon/store-imm-amode.ll
Removed:
################################################################################
diff --git a/llvm/test/CodeGen/Hexagon/store-imm-amode.ll b/llvm/test/CodeGen/Hexagon/store-imm-amode.ll
index 463559ad63fc1..3f475c1d68d2a 100644
--- a/llvm/test/CodeGen/Hexagon/store-imm-amode.ll
+++ b/llvm/test/CodeGen/Hexagon/store-imm-amode.ll
@@ -1,40 +1,56 @@
+; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -march=hexagon < %s | FileCheck %s
; Check that a store with a proper addressing mode is selected for various
; cases of storing an immediate value.
-
@var_i8 = global [10 x i8] zeroinitializer, align 8
-; CHECK-LABEL: store_imm_i8:
-; CHECK: memb(r0+#0) = #-1
define void @store_imm_i8(i8* %p) nounwind {
+; CHECK-LABEL: store_imm_i8:
+; CHECK: // %bb.0:
+; CHECK-NEXT: {
+; CHECK-NEXT: jumpr r31
+; CHECK-NEXT: memb(r0+#0) = #-1
+; CHECK-NEXT: }
store i8 255, i8* %p, align 4
ret void
}
-; CHECK-LABEL: store_rr_i8:
-; CHECK: [[RV:r[0-9]+]] = #255
-; CHECK: memb(r0+r1<<#0) = [[RV]]
define void @store_rr_i8(i8* %p, i32 %x) nounwind {
+; CHECK-LABEL: store_rr_i8:
+; CHECK: // %bb.0:
+; CHECK-NEXT: {
+; CHECK-NEXT: r2 = #255
+; CHECK-NEXT: jumpr r31
+; CHECK-NEXT: memb(r0+r1<<#0) = r2.new
+; CHECK-NEXT: }
%t0 = getelementptr i8, i8* %p, i32 %x
store i8 255, i8* %t0, align 4
ret void
}
-; CHECK-LABEL: store_io_i8:
-; CHECK: [[RV:r[0-9]+]] = #255
-; CHECK: memb(r0+##var_i8) = [[RV]]
define void @store_io_i8(i32 %x) nounwind {
+; CHECK-LABEL: store_io_i8:
+; CHECK: // %bb.0:
+; CHECK-NEXT: {
+; CHECK-NEXT: r1 = #255
+; CHECK-NEXT: jumpr r31
+; CHECK-NEXT: memb(r0+##var_i8) = r1.new
+; CHECK-NEXT: }
%t0 = getelementptr [10 x i8], [10 x i8]* @var_i8, i32 0, i32 %x
store i8 255, i8* %t0, align 4
ret void
}
-; CHECK-LABEL: store_ur_i8:
-; CHECK: [[RV:r[0-9]+]] = #255
-; CHECK: memb(r0<<#2+##var_i8) = [[RV]]
define void @store_ur_i8(i32 %x) nounwind {
+; CHECK-LABEL: store_ur_i8:
+; CHECK: // %bb.0:
+; CHECK-NEXT: {
+; CHECK-NEXT: r1 = #255
+; CHECK-NEXT: jumpr r31
+; CHECK-NEXT: memb(r0<<#2+##var_i8) = r1.new
+; CHECK-NEXT: }
%t0 = shl i32 %x, 2
%t1 = getelementptr [10 x i8], [10 x i8]* @var_i8, i32 0, i32 %t0
store i8 255, i8* %t1, align 4
@@ -43,26 +59,40 @@ define void @store_ur_i8(i32 %x) nounwind {
@var_i16 = global [10 x i16] zeroinitializer, align 8
-; CHECK-LABEL: store_imm_i16:
-; CHECK: memh(r0+#0) = #-1
define void @store_imm_i16(i16* %p) nounwind {
+; CHECK-LABEL: store_imm_i16:
+; CHECK: // %bb.0:
+; CHECK-NEXT: {
+; CHECK-NEXT: jumpr r31
+; CHECK-NEXT: memh(r0+#0) = #-1
+; CHECK-NEXT: }
store i16 65535, i16* %p, align 4
ret void
}
-; CHECK-LABEL: store_rr_i16:
-; CHECK: [[RV:r[0-9]+]] = ##65535
-; CHECK: memh(r0+r1<<#1) = [[RV]]
define void @store_rr_i16(i16* %p, i32 %x) nounwind {
+; CHECK-LABEL: store_rr_i16:
+; CHECK: // %bb.0:
+; CHECK-NEXT: {
+; CHECK-NEXT: r2 = ##65535
+; CHECK-NEXT: jumpr r31
+; CHECK-NEXT: memh(r0+r1<<#1) = r2.new
+; CHECK-NEXT: }
%t0 = getelementptr i16, i16* %p, i32 %x
store i16 65535, i16* %t0, align 4
ret void
}
-; CHECK-LABEL: store_ur_i16:
-; CHECK: [[RV:r[0-9]+]] = ##65535
-; CHECK: memh(r0<<#1+##var_i16) = [[RV]]
define void @store_ur_i16(i32 %x) nounwind {
+; CHECK-LABEL: store_ur_i16:
+; CHECK: // %bb.0:
+; CHECK-NEXT: {
+; CHECK-NEXT: r1 = ##65535
+; CHECK-NEXT: memh(r0<<#1+##var_i16) = r1.new
+; CHECK-NEXT: }
+; CHECK-NEXT: {
+; CHECK-NEXT: jumpr r31
+; CHECK-NEXT: }
%t0 = getelementptr [10 x i16], [10 x i16]* @var_i16, i32 0, i32 %x
store i16 65535, i16* %t0, align 4
ret void
@@ -70,26 +100,38 @@ define void @store_ur_i16(i32 %x) nounwind {
@var_i32 = global [10 x i32] zeroinitializer, align 8
-; CHECK-LABEL: store_imm_i32:
-; CHECK: memw(r0+#0) = #-1
define void @store_imm_i32(i32* %p) nounwind {
+; CHECK-LABEL: store_imm_i32:
+; CHECK: // %bb.0:
+; CHECK-NEXT: {
+; CHECK-NEXT: jumpr r31
+; CHECK-NEXT: memw(r0+#0) = #-1
+; CHECK-NEXT: }
store i32 4294967295, i32* %p, align 4
ret void
}
-; CHECK-LABEL: store_rr_i32:
-; CHECK: [[RV:r[0-9]+]] = #-1
-; CHECK: memw(r0+r1<<#2) = [[RV]]
define void @store_rr_i32(i32* %p, i32 %x) nounwind {
+; CHECK-LABEL: store_rr_i32:
+; CHECK: // %bb.0:
+; CHECK-NEXT: {
+; CHECK-NEXT: r2 = #-1
+; CHECK-NEXT: jumpr r31
+; CHECK-NEXT: memw(r0+r1<<#2) = r2.new
+; CHECK-NEXT: }
%t0 = getelementptr i32, i32* %p, i32 %x
store i32 4294967295, i32* %t0, align 4
ret void
}
-; CHECK-LABEL: store_ur_i32:
-; CHECK: [[RV:r[0-9]+]] = #-1
-; CHECK: memw(r0<<#2+##var_i32) = [[RV]]
define void @store_ur_i32(i32 %x) nounwind {
+; CHECK-LABEL: store_ur_i32:
+; CHECK: // %bb.0:
+; CHECK-NEXT: {
+; CHECK-NEXT: r1 = #-1
+; CHECK-NEXT: jumpr r31
+; CHECK-NEXT: memw(r0<<#2+##var_i32) = r1.new
+; CHECK-NEXT: }
%t0 = getelementptr [10 x i32], [10 x i32]* @var_i32, i32 0, i32 %x
store i32 4294967295, i32* %t0, align 4
ret void
More information about the llvm-commits
mailing list