[PATCH] D126677: [RISCV] Precommit test case to show bug in RISCVISelDagToDag

Yueh-Ting (eop) Chen via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon May 30 15:59:41 PDT 2022


This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rG51002bdb5e92: [RISCV] Precommit test case to show bug in RISCVISelDagToDag (authored by eopXD).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D126677/new/

https://reviews.llvm.org/D126677

Files:
  llvm/test/CodeGen/RISCV/isel-optnone.ll


Index: llvm/test/CodeGen/RISCV/isel-optnone.ll
===================================================================
--- /dev/null
+++ llvm/test/CodeGen/RISCV/isel-optnone.ll
@@ -0,0 +1,24 @@
+; REQUIRES: asserts
+; RUN: llc < %s -O0 -mtriple=riscv64 -debug-only=isel 2>&1 | FileCheck %s
+
+define i32* @fooOptnone(i32* %p, i32* %q, i32** %z) #0 {
+; CHECK: Changing optimization level for Function fooOptnone
+; CHECL: Before: -O2 ; After: -O0
+
+; CHECK: Restoring optimization level for Function fooOptnone
+; CHECK: Before: -O0 ; After: -O2
+entry:
+  %r = load i32, i32* %p
+  %s = load i32, i32* %q
+  %y = load i32*, i32** %z
+
+  %t0 = add i32 %r, %s
+  %t1 = add i32 %t0, 1
+  %t2 = getelementptr i32, i32* %y, i32 1
+  %t3 = getelementptr i32, i32* %t2, i32 %t1
+
+  ret i32* %t3
+
+}
+
+attributes #0 = { nounwind optnone noinline }


-------------- next part --------------
A non-text attachment was scrubbed...
Name: D126677.432990.patch
Type: text/x-patch
Size: 842 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220530/088a65da/attachment.bin>


More information about the llvm-commits mailing list