[PATCH] D123096: [Hexagon] Enable IAS in the Hexagon backend

[Brad Smith via Phabricator via llvm-commits]

brad updated this revision to Diff 431566.
brad added a comment.

Updated diff.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D123096/new/

https://reviews.llvm.org/D123096

Files:
  llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCAsmInfo.cpp
  llvm/test/CodeGen/Hexagon/inline-asm-hexagon.ll
  llvm/test/CodeGen/Hexagon/inline-asm-i1.ll
  llvm/test/CodeGen/Hexagon/inline-asm-qv.ll
  llvm/test/CodeGen/Hexagon/rdf-inline-asm-fixed.ll
  llvm/test/CodeGen/Hexagon/v6-inlasm1.ll
  llvm/test/CodeGen/Hexagon/v6-inlasm2.ll
  llvm/test/CodeGen/Hexagon/v6-inlasm3.ll
  llvm/test/CodeGen/Hexagon/v6vec-vprint.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D123096.431566.patch
Type: text/x-patch
Size: 4734 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220524/2cb17917/attachment.bin>