[PATCH] D125648: [ARM SEH 6] [ARM] Add SEH opcodes in frame lowering

[Martin Storsjö via Phabricator via llvm-commits]

mstorsjo updated this revision to Diff 431472.
mstorsjo added a comment.

No longer need to disable PostRAScheduler, and fixed tail merging by setting the `MachineInst::NoMerge` flag.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D125648/new/

https://reviews.llvm.org/D125648

Files:
  llvm/lib/Target/ARM/ARMAsmPrinter.cpp
  llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp
  llvm/lib/Target/ARM/ARMBaseInstrInfo.h
  llvm/lib/Target/ARM/ARMBaseRegisterInfo.h
  llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp
  llvm/lib/Target/ARM/ARMFrameLowering.cpp
  llvm/lib/Target/ARM/ARMInstrInfo.td
  llvm/test/CodeGen/ARM/Windows/wineh-opcodes.ll
  llvm/test/CodeGen/ARM/Windows/wineh-tailmerge.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D125648.431472.patch
Type: text/x-patch
Size: 41695 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220523/3066704a/attachment.bin>