[PATCH] D126181: [RISCV] Add ISD::EH_DWARF_CFA
luxufan via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Mon May 23 00:10:32 PDT 2022
StephenFan added inline comments.
================
Comment at: llvm/lib/Target/RISCV/RISCVISelLowering.cpp:192
+ setOperationAction(ISD::EH_DWARF_CFA, MVT::i32, Custom);
+ setOperationAction(ISD::EH_DWARF_CFA, MVT::i64, Custom);
+
----------------
Would it be better to only lower i64 EH_DWARF_CFA in RV64? Because the result operand of EH_DWARF_CFA is pointer type and we can't represent an i64 pointer type in RV32.
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D126181/new/
https://reviews.llvm.org/D126181
More information about the llvm-commits
mailing list