[PATCH] D124505: [RISCV] Add VL patterns for vector widening floating-point fused multiply-add instructions.

[Jianjian Guan via Phabricator via llvm-commits]

This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rG8fc4fcecb8ce: [RISCV] Add VL patterns for vector widening floating-point fused multiply-add… (authored by jacquesguan).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D124505/new/

https://reviews.llvm.org/D124505

Files:
  llvm/lib/Target/RISCV/RISCVInstrInfoVVLPatterns.td
  llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfwmacc.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D124505.430892.patch
Type: text/x-patch
Size: 66223 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220520/e53864f7/attachment.bin>