[PATCH] D101694: [SPARC] Fix type for i64 inline asm operands

Brad Smith via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu May 19 21:54:05 PDT 2022

Previous message: [llvm] 3e5b1e9 - [RISCV] Add test showing codegen for unaligned loads and stores of scalar types
Next message: [llvm] 8680300 - [MIR] Provide location of extra instruction operand when diagnosing it.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

brad added a comment.

@dcederman ?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D101694/new/

https://reviews.llvm.org/D101694

Previous message: [llvm] 3e5b1e9 - [RISCV] Add test showing codegen for unaligned loads and stores of scalar types
Next message: [llvm] 8680300 - [MIR] Provide location of extra instruction operand when diagnosing it.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list