[PATCH] D125206: [RISCV][SelectionDAG] Support VECREDUCE_ADD mask operation
WangLian via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu May 19 02:56:00 PDT 2022
Jimerlife updated this revision to Diff 430619.
Jimerlife added a comment.
update for re-landed
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D125206/new/
https://reviews.llvm.org/D125206
Files:
llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vreductions-mask.ll
llvm/test/CodeGen/RISCV/rvv/vreductions-mask.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D125206.430619.patch
Type: text/x-patch
Size: 8282 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220519/07e4c634/attachment.bin>
More information about the llvm-commits
mailing list