[PATCH] D125737: [AArch64] Use ADDV for boolean xor reductions.
Ruobing Han via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Mon May 16 17:54:34 PDT 2022
drcut created this revision.
Herald added subscribers: hiraditya, kristof.beyls.
Herald added a project: All.
drcut requested review of this revision.
Herald added a project: LLVM.
Herald added a subscriber: llvm-commits.
NEON does not have native support for xor reductions. However, when
reducing predicate vectors the operation is synonymous with an add
reduction that is supported.
Repository:
rG LLVM Github Monorepo
https://reviews.llvm.org/D125737
Files:
llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
llvm/test/CodeGen/AArch64/reduce-xor.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D125737.429915.patch
Type: text/x-patch
Size: 4536 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220517/c0710899/attachment.bin>
More information about the llvm-commits
mailing list