[PATCH] D125460: [RISCV] remove useless code

LiqinWeng via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon May 16 05:50:37 PDT 2022


Miss_Grape added a comment.

In D125460#3510567 <https://reviews.llvm.org/D125460#3510567>, @kito-cheng wrote:

>> hasVInstructions() check be unneeded. RISCV can only loop vectorization with hasVInstructions()
>
> For long term, I think that's not true, P/Packed-SIMD extensions should be able to apply loop vectorization too, but I am not opposite this getting merge, just remind we might need to add back in future.

I think we may need another feature to support P/Packed-SIMD extensions.  We need to process this before legalization。


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D125460/new/

https://reviews.llvm.org/D125460



More information about the llvm-commits mailing list