[PATCH] D125642: [X86] Attempt to fold EFLAGS into X86ISD::ADD/SUB ops

[Simon Pilgrim via Phabricator via llvm-commits]

RKSimon updated this revision to Diff 429662.
RKSimon added a comment.

Restrict ADC/SBB folds to cases where the second op will be zero.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D125642/new/

https://reviews.llvm.org/D125642

Files:
  llvm/lib/Target/X86/X86ISelLowering.cpp
  llvm/test/CodeGen/X86/add-sub-bool.ll
  llvm/test/CodeGen/X86/addcarry.ll
  llvm/test/CodeGen/X86/combine-sbb.ll
  llvm/test/CodeGen/X86/subcarry.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D125642.429662.patch
Type: text/x-patch
Size: 10641 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220516/d1fe9695/attachment.bin>