[PATCH] D125605: [AArch64] Use ADDV for boolean xor reductions.

Paul Walker via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sat May 14 05:23:50 PDT 2022


paulwalker-arm created this revision.
Herald added subscribers: hiraditya, kristof.beyls.
Herald added a project: All.
paulwalker-arm requested review of this revision.
Herald added a project: LLVM.
Herald added a subscriber: llvm-commits.

NEON does not have native support for xor reductions. However, when
reducing predicate vectors the operation is synonymous with an add
reduction that is supported.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D125605

Files:
  llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
  llvm/test/CodeGen/AArch64/reduce-xor.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D125605.429440.patch
Type: text/x-patch
Size: 4536 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220514/eaa36f44/attachment.bin>


More information about the llvm-commits mailing list