[PATCH] D124700: [AMDGPU] Add llvm.amdgcn.sched.barrier intrinsic
Matt Arsenault via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri Apr 29 21:36:25 PDT 2022
arsenm added a comment.
Can you add a test to make sure the hazard recognizer and code size estimate don’t think this is a real instruction
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D124700/new/
https://reviews.llvm.org/D124700
More information about the llvm-commits
mailing list