[PATCH] D120094: [CallingConv] Generate isCCArgumentReg() predicate via tablegen

Nigel Perks via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Apr 28 03:45:26 PDT 2022

Previous message: [llvm] cfb4e78 - Revert "[llvm-pdbutil] Add options to only dump symbol record at specified offset and its parents or children with spcified depth."
Next message: [llvm] 8680dd5 - [X86] getFauxShuffle - don't assume an UNDEF src element for AND/ANDNP results in an UNDEF shuffle mask index
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

nigelp-xmos added a comment.

XCore OK.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D120094/new/

https://reviews.llvm.org/D120094

Previous message: [llvm] cfb4e78 - Revert "[llvm-pdbutil] Add options to only dump symbol record at specified offset and its parents or children with spcified depth."
Next message: [llvm] 8680dd5 - [X86] getFauxShuffle - don't assume an UNDEF src element for AND/ANDNP results in an UNDEF shuffle mask index
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list