[PATCH] D123978: [RISCV] Support getHostCpuName for sifive-u74

Kito Cheng via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sun Apr 24 20:15:55 PDT 2022

Previous message: [PATCH] D123978: [RISCV] Support getHostCpuName for sifive-u74
Next message: [llvm] 7f97ac9 - Revert "[AMDGPU] Omit unnecessary waitcnt before barriers"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

kito-cheng accepted this revision.
kito-cheng added a comment.
This revision is now accepted and ready to land.

LGTM


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D123978/new/

https://reviews.llvm.org/D123978

Previous message: [PATCH] D123978: [RISCV] Support getHostCpuName for sifive-u74
Next message: [llvm] 7f97ac9 - Revert "[AMDGPU] Omit unnecessary waitcnt before barriers"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list