[PATCH] D123782: [AArch64] Generate AND in place of CSEL for Table Based CTTZ lowering in -O3

Craig Topper via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sat Apr 23 15:35:57 PDT 2022

Previous message: [PATCH] D123782: [AArch64] Generate AND in place of CSEL for Table Based CTTZ lowering in -O3
Next message: [PATCH] D122294: [BOLT] Add R_AARCH64_PREL16/32/64 relocations support
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

craig.topper added a comment.

You should probably also handle select (icmp ne X, 0), (cttz X), 0.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D123782/new/

https://reviews.llvm.org/D123782

Previous message: [PATCH] D123782: [AArch64] Generate AND in place of CSEL for Table Based CTTZ lowering in -O3
Next message: [PATCH] D122294: [BOLT] Add R_AARCH64_PREL16/32/64 relocations support
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list