[PATCH] D123953: llvm-reduce: Add cloning of target MachineFunctionInfo
Matt Arsenault via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Mon Apr 18 11:21:13 PDT 2022
arsenm created this revision.
arsenm added reviewers: markus, reames, qcolombet, MatzeB, aeubanks, craig.topper.
Herald added subscribers: mattd, gchakrabarti, hsmhsm, pmatos, asb, luke957, asavonic, foad, StephenFan, frasercrmck, kerbowa, luismarques, apazos, sameer.abuasal, pengfei, s.egerton, Jim, jocewei, PkmX, the_o, brucehoult, MartinMosbeck, rogfer01, atanasyan, edward-jones, zzheng, jrtc27, niosHD, sabuasal, simoncook, johnrusso, rbar, fedor.sergeev, kbarton, hiraditya, jgravelle-google, arichardson, sbc100, tpr, nhaehnle, jvesely, nemanjai, sdardis, dylanmckay, jyknight, dschuff, jholewinski.
Herald added a project: All.
arsenm requested review of this revision.
Herald added subscribers: pcwang-thead, MaskRay, aheejin, wdng.
Herald added a project: LLVM.
MIR support is totally unusable for AMDGPU without this, since the set
of reserved registers is set from fields here.
Add a clone method to MachineFunctionInfo. This is a subtle variant of
the copy constructor that is required if there are any MIR constructs
that use pointers. Specifically, at minimum fields that reference
MachineBasicBlocks or the MachineFunction need to be adjusted to the
values in the new function.
https://reviews.llvm.org/D123953
Files:
llvm/include/llvm/CodeGen/MachineFunction.h
llvm/lib/Target/AArch64/AArch64MachineFunctionInfo.cpp
llvm/lib/Target/AArch64/AArch64MachineFunctionInfo.h
llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp
llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h
llvm/lib/Target/ARC/ARCMachineFunctionInfo.cpp
llvm/lib/Target/ARC/ARCMachineFunctionInfo.h
llvm/lib/Target/ARM/ARMMachineFunctionInfo.cpp
llvm/lib/Target/ARM/ARMMachineFunctionInfo.h
llvm/lib/Target/AVR/AVRMachineFunctionInfo.h
llvm/lib/Target/CSKY/CSKYMachineFunctionInfo.h
llvm/lib/Target/Hexagon/HexagonMachineFunctionInfo.cpp
llvm/lib/Target/Hexagon/HexagonMachineFunctionInfo.h
llvm/lib/Target/Lanai/LanaiMachineFunctionInfo.cpp
llvm/lib/Target/Lanai/LanaiMachineFunctionInfo.h
llvm/lib/Target/LoongArch/LoongArchMachineFunctionInfo.h
llvm/lib/Target/M68k/M68kMachineFunction.cpp
llvm/lib/Target/M68k/M68kMachineFunction.h
llvm/lib/Target/MSP430/MSP430MachineFunctionInfo.cpp
llvm/lib/Target/MSP430/MSP430MachineFunctionInfo.h
llvm/lib/Target/Mips/MipsMachineFunction.cpp
llvm/lib/Target/Mips/MipsMachineFunction.h
llvm/lib/Target/NVPTX/NVPTXMachineFunctionInfo.h
llvm/lib/Target/PowerPC/PPCMachineFunctionInfo.cpp
llvm/lib/Target/PowerPC/PPCMachineFunctionInfo.h
llvm/lib/Target/RISCV/RISCVMachineFunctionInfo.cpp
llvm/lib/Target/RISCV/RISCVMachineFunctionInfo.h
llvm/lib/Target/Sparc/SparcMachineFunctionInfo.cpp
llvm/lib/Target/Sparc/SparcMachineFunctionInfo.h
llvm/lib/Target/SystemZ/SystemZMachineFunctionInfo.cpp
llvm/lib/Target/SystemZ/SystemZMachineFunctionInfo.h
llvm/lib/Target/VE/VEMachineFunctionInfo.cpp
llvm/lib/Target/VE/VEMachineFunctionInfo.h
llvm/lib/Target/WebAssembly/WebAssemblyMachineFunctionInfo.cpp
llvm/lib/Target/WebAssembly/WebAssemblyMachineFunctionInfo.h
llvm/lib/Target/X86/X86MachineFunctionInfo.cpp
llvm/lib/Target/X86/X86MachineFunctionInfo.h
llvm/lib/Target/XCore/XCoreMachineFunctionInfo.cpp
llvm/lib/Target/XCore/XCoreMachineFunctionInfo.h
llvm/test/tools/llvm-reduce/mir/preserve-machine-function-info-amdgpu.mir
llvm/test/tools/llvm-reduce/mir/preserve-machine-function-info-riscv.mir
llvm/tools/llvm-reduce/ReducerWorkItem.cpp
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D123953.423432.patch
Type: text/x-patch
Size: 38498 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220418/f0a81c7f/attachment-0001.bin>
More information about the llvm-commits
mailing list