[llvm] 3217ca0 - llvm-reduce: Copy register allocation hints to clone
Matt Arsenault via llvm-commits
llvm-commits at lists.llvm.org
Thu Apr 14 17:52:12 PDT 2022
Author: Matt Arsenault
Date: 2022-04-14T20:52:05-04:00
New Revision: 3217ca0863681c5e73e1e0f19e9de350249c45b8
URL: https://github.com/llvm/llvm-project/commit/3217ca0863681c5e73e1e0f19e9de350249c45b8
DIFF: https://github.com/llvm/llvm-project/commit/3217ca0863681c5e73e1e0f19e9de350249c45b8.diff
LOG: llvm-reduce: Copy register allocation hints to clone
Added:
llvm/test/tools/llvm-reduce/mir/preserve-reg-hints.mir
Modified:
llvm/tools/llvm-reduce/ReducerWorkItem.cpp
Removed:
################################################################################
diff --git a/llvm/test/tools/llvm-reduce/mir/preserve-reg-hints.mir b/llvm/test/tools/llvm-reduce/mir/preserve-reg-hints.mir
new file mode 100644
index 0000000000000..72dd027c45e23
--- /dev/null
+++ b/llvm/test/tools/llvm-reduce/mir/preserve-reg-hints.mir
@@ -0,0 +1,34 @@
+# REQUIRES: amdgpu-registered-target
+# RUN: llvm-reduce -mtriple=amdgcn-amd-amdhsa --test FileCheck --test-arg --check-prefix=CHECK-INTERESTINGNESS --test-arg %s --test-arg --input-file %s -o %t 2> %t.log
+# RUN: FileCheck --match-full-lines --check-prefix=RESULT %s < %t
+
+# CHECK-INTERESTINGNESS: S_NOP 0
+
+# Make sure that register hints are preserved in the cloned function.
+
+# RESULT: registers:
+# RESULT-NEXT: - { id: 0, class: vgpr_32, preferred-register: '$vgpr0' }
+# RESULT-NEXT: - { id: 1, class: vgpr_32, preferred-register: '' }
+# RESULT-NEXT: - { id: 2, class: vgpr_32, preferred-register: '%1' }
+# RESULT-NEXT: - { id: 3, class: vgpr_32, preferred-register: '%4' }
+# RESULT-NEXT: - { id: 4, class: vgpr_32, preferred-register: '%3' }
+---
+name: register_hints
+tracksRegLiveness: true
+registers:
+ - { id: 0, class: vgpr_32, preferred-register: '$vgpr0' }
+ - { id: 1, class: vgpr_32, preferred-register: '' }
+ - { id: 2, class: vgpr_32, preferred-register: '%1' }
+ - { id: 3, class: vgpr_32, preferred-register: '%4' }
+ - { id: 4, class: vgpr_32, preferred-register: '%3' }
+body: |
+ bb.0:
+ %0:vgpr_32 = V_MOV_B32_e32 0, implicit $exec
+ %1:vgpr_32 = V_MOV_B32_e32 0, implicit $exec
+ %2:vgpr_32 = V_MOV_B32_e32 0, implicit $exec
+ %3:vgpr_32 = V_MOV_B32_e32 0, implicit $exec
+ %4:vgpr_32 = V_MOV_B32_e32 0, implicit $exec
+ S_NOP 0
+ S_ENDPGM 0, implicit %0, implicit %1, implicit %2, implicit %3, implicit %4
+
+...
diff --git a/llvm/tools/llvm-reduce/ReducerWorkItem.cpp b/llvm/tools/llvm-reduce/ReducerWorkItem.cpp
index 66fe653af518f..abfb82a31f91d 100644
--- a/llvm/tools/llvm-reduce/ReducerWorkItem.cpp
+++ b/llvm/tools/llvm-reduce/ReducerWorkItem.cpp
@@ -57,6 +57,19 @@ static std::unique_ptr<MachineFunction> cloneMF(MachineFunction *SrcMF) {
}
}
+ // Copy register allocation hints.
+ for (std::pair<Register, Register> RegMapEntry : Src2DstReg) {
+ const auto &Hints = SrcMRI->getRegAllocationHints(RegMapEntry.first);
+ for (Register PrefReg : Hints.second) {
+ if (PrefReg.isVirtual()) {
+ auto PrefRegEntry = Src2DstReg.find(PrefReg);
+ assert(PrefRegEntry !=Src2DstReg.end());
+ DstMRI->addRegAllocationHint(RegMapEntry.second, PrefRegEntry->second);
+ } else
+ DstMRI->addRegAllocationHint(RegMapEntry.second, PrefReg);
+ }
+ }
+
// Clone blocks.
for (auto &SrcMBB : *SrcMF)
Src2DstMBB[&SrcMBB] = DstMF->CreateMachineBasicBlock();
More information about the llvm-commits
mailing list