[PATCH] D123565: [RISCV] Remove sext_inreg+riscv_grev/riscv_gorc isel patterns.

[Fraser Cormack via Phabricator via llvm-commits]

frasercrmck added a comment.

In D123565#3444561 <https://reviews.llvm.org/D123565#3444561>, @craig.topper wrote:

> Though I wonder at what point we should delete all code for non-ratified bitmanip ISAs. The Bitmanip task group doesn't appear to be active anymore so these instructions may never become official and the opcodes may get claimed for something else.

Yeah I've been wondering about that too. Feels like nobody's sure. Only yesterday I noticed that spike <https://github.com/riscv-software-src/riscv-isa-sim> supports these non-ratified ones as a custom `Xbitmanip` (`XZbp` etc) extension(s). Not that that's a reason to keep them, it's just an interesting data point.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D123565/new/

https://reviews.llvm.org/D123565