[PATCH] D123458: [LSR][RISCV] Improve test coverage for LSR in RISC-V

[Yueh-Ting (eop) Chen via Phabricator via llvm-commits]

eopXD updated this revision to Diff 421798.
eopXD added a comment.

Update code.

- Delete peephole optimization testcases of X86
- Delete duplicate test case (since we are checking line-by-line)
- Rename test cases
- Add some descriptions into test cases


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D123458/new/

https://reviews.llvm.org/D123458

Files:
  llvm/test/CodeGen/RISCV/loop-strength-reduce-add-cheaper-than-mul.ll
  llvm/test/CodeGen/RISCV/loop-strength-reduce-ivusers.ll
  llvm/test/CodeGen/RISCV/loop-strength-reduce-loop-invar.ll
  llvm/test/CodeGen/RISCV/loop-strength-reduce-sink.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D123458.421798.patch
Type: text/x-patch
Size: 22968 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220410/24ab7f5c/attachment.bin>