[PATCH] D123348: [AMDGPU] Fix inline asm causing assert during PreRARematerialize stage in scheduler pass
Vang Thao via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri Apr 8 08:27:40 PDT 2022
vangthao added inline comments.
================
Comment at: llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp:744
MachineInstr *Def = MRI.getOneDef(Reg)->getParent();
- if (!Def || Def->getOperand(0).getSubReg() != 0 ||
+ MachineOperand &Op = Def->getOperand(0);
+ if (!Def || !Op.isReg() || Op.getSubReg() != 0 ||
----------------
foad wrote:
> arsenm wrote:
> > Null dereference before null check
> getOneDef already returns a specific operand, so it seems odd to ignore this and look at operand 0 of the same instruction instead. Maybe check getOperandNo() == 0 instead if that's what you want?
You're right, thanks for catching this!
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D123348/new/
https://reviews.llvm.org/D123348
More information about the llvm-commits
mailing list