[PATCH] D122436: Teach the AArch64 backend that vector reduction NEON instructions implicitly zero the high lanes of the result, meaning that we can eliminate explicit zeroing.

Owen Anderson via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sun Apr 3 22:21:36 PDT 2022

Previous message: [PATCH] D123010: [WIP][asan] Emit .size directive for global object size before redzone
Next message: [llvm] 948f3de - Reland "[lit] Use sharding for GoogleTest format"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

resistor added a comment.

Ping


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D122436/new/

https://reviews.llvm.org/D122436

Previous message: [PATCH] D123010: [WIP][asan] Emit .size directive for global object size before redzone
Next message: [llvm] 948f3de - Reland "[lit] Use sharding for GoogleTest format"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list