[PATCH] D107210: [RISCV] Support interleaved load lowering
Luke via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Mar 30 09:13:12 PDT 2022
luke957 updated this revision to Diff 419177.
luke957 added a comment.
Herald added subscribers: sunshaoce, pcwang-thead, eopXD, StephenFan, arichardson.
Herald added a project: All.
rebase and update
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D107210/new/
https://reviews.llvm.org/D107210
Files:
llvm/lib/Target/RISCV/RISCVISelLowering.cpp
llvm/lib/Target/RISCV/RISCVISelLowering.h
llvm/lib/Target/RISCV/RISCVTargetMachine.cpp
llvm/test/CodeGen/RISCV/O0-pipeline.ll
llvm/test/CodeGen/RISCV/O3-pipeline.ll
llvm/test/Transforms/InterleavedAccess/RISCV/interleaved-accesses.ll
llvm/test/Transforms/InterleavedAccess/RISCV/lit.local.cfg
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D107210.419177.patch
Type: text/x-patch
Size: 11685 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220330/fc3a602f/attachment.bin>
More information about the llvm-commits
mailing list